Part Number Hot Search : 
LAS8500P L1025 INTER MBT2222A CS51414G MUN22 1SV282 FMM5820X
Product Description
Full Text Search
 

To Download MC10ELT24-D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? semiconductor components industries, llc, 2002 january, 2002 rev. 4 1 publication order number: mc10elt24/d mc10elt24, mc100elt24 5vttl to differential ecl translator the mc10elt/100elt24 is a ttl to differential ecl translator. because ecl levels are used a +5 v, -5.2 v (or -4.5 v) and ground are required. the small outline 8-lead package and the single gate of the elt24 makes it ideal for those applications where space, performance and low power are at a premium. the 100 series contains temperature compensation. ? 0.8 ns tphl, 0.95 ns tplh typical propagation delay ? pnp ttl inputs for minimal loading ? flow through pinouts ? esd protection: > 4 kv hbm, > 200 v mm ? operating range: v cc = 4.5 v to 5.5 v; v ee = 4.2 v to 5.5 v with gnd = 0 v ? meets or exceeds jedec spec eia/jesd78 ic latchup test ? moisture sensitivity level 1 for additional information, see application note and8003/d ? flammability rating: ul94 code v0 @ 1/8 , oxygen index 28 to 34 ? transistor count = 51 devices 1 2 3 45 6 7 8 q gnd v cc figure 1. logic diagram and pinout assignment d q nc nc v ee ttl ecl q, q ecl differential outputs* d ttl input v cc positive supply v ee negative supply gnd ground nc no connect pin description pin function * output state undetermined when inputs are open. http://onsemi.com l = wafer lot y = year w = work week *for additional information, see application note and8002/d h = mc10 k = mc100 a = assembly location so8 d suffix case 751 marking diagrams* tssop8 dt suffix case 948r 1 8 1 8 alyw klt24 1 8 hlt24 1 8 alyw alyw ht24 1 8 alyw kt24 1 8 see detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. ordering information
mc10elt24, mc100elt24 http://onsemi.com 2 maximum ratings (note 1) symbol parameter condition 1 condition 2 rating units v cc positive power supply gnd = 0 v v ee = 5.0 v 7 v v ee negative power supply gnd = 0 v v cc = +5.0 v 8 v v in p ut voltage gnd 0 v v v 0tov v v in input voltage gnd = 0 v v i v cc 0 to v cc v i out output current continuous surge 50 100 ma ma ta operating temperature range 40 to +85 c t stg storage temperature range 65 to +150 c q ja thermal resistance (junctiontoambient) 0 lfpm 500 lfpm 8 soic 8 soic 190 130 c/w c/w q jc thermal resistance (junctiontocase) std bd 8 soic 41 to 44 c/w q ja thermal resistance (junctiontoambient) 0 lfpm 500 lfpm 8 tssop 8 tssop 185 140 c/w c/w q jc thermal resistance (junctiontocase) std bd 8 tssop 41 to 44 5% c/w t sol wave solder < 2 to 3 sec @ 248 c 265 c 1. maximum ratings are those values beyond which device damage may occur. 10elt series necl dc characteristics v cc = 5.0 v; v ee = 5.0 v; gnd = 0 v (note 2) 40 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit i cc v cc power supply current 7.0 4.5 7.0 7.0 ma i ee power supply current 18 12.5 18 18 ma v oh output high voltage (note 3) 1080 990 890 980 895 810 910 815 720 mv v ol output low voltage (note 3) 1950 1800 1650 1950 1790 1630 1950 1773 1595 mv note: devices are designed to meet the dc specifications shown in the above table, after thermal equilibrium has been establishe d. the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 2. output parameters vary 1:1 with gnd. v ee can vary +0.06 v / 0.5 v. 3. outputs are terminated through a 50 w resistor to gnd2 volts. 100elt series necl dc characteristics v cc = 5.0 v; v ee = 5.0 v; gnd = 0 v (note 4) 40 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit i cc v cc power supply current 7.0 4.5 7.0 7.0 ma i ee power supply current 18 12.5 18 18 ma v oh output high voltage (note 5) 1085 1005 880 1025 955 880 1025 955 880 mv v ol output low voltage (note 5) 1830 1695 1555 1810 1705 1620 1810 1705 1620 mv note: devices are designed to meet the dc specifications shown in the above table, after thermal equilibrium has been establishe d. the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. 4. output parameters vary 1:1 with gnd. v ee can vary +0.8 v / 0.5 v. 5. outputs are terminated through a 50 w resistor to gnd2 volts.
mc10elt24, mc100elt24 http://onsemi.com 3 ttl input dc characteristics v cc = 4.75 v to 5.25 v; t a = 40 c to +85 c symbol characteristic condition min typ max unit i ih input high current v in = 2.7 v 20 m a i ihh input high current v in = 7.0 v 100 m a i il input low current v in = 0.5 v 0.6 ma v ik input clamp diode voltage i in = 18 ma 1.2 v v ih input high voltage 2.0 v v il input low voltage 0.8 v ac characteristics v cc = 4.75 v to 5.25 v; v ee = 5.0 v; gnd = 0.0 v (note 6) 40 c 25 c 85 c symbol characteristic min typ max min typ max min typ max unit f max maximum toggle frequency tbd tbd tbd ghz t plh propagation delay (note 7) 1.5 v to 50% 0.7 1.3 0.65 0.95 1.25 0.65 1.25 ns t phl propagation delay (note 7) 1.5 v to 50% 0.4 1.0 0.50 0.80 1.10 0.70 1.30 ns t jitter cycletocycle jitter tbd tbd tbd ps t r /t f output rise/fall time (2080%) 0.25 1.25 0.25 1.25 0.25 1.25 ns 6. v ee can vary +0.06 v / 0.5 v for 10elt; v ee can vary +0.8 v / 0.5 v for 100elt. 7. specifications for standard ttl input signal. v tt 50 w 50 w receiver device driver device d q d q v tt = 2.0 v typical termination for output driver and device evaluation (see application note and8020 termination of ecl logic devices.) gnd
mc10elt24, mc100elt24 http://onsemi.com 4 ordering information device package type shipping mc10elt24d so8 98 units/rail mc10elt24dr2 so8 2500 tape & reel mc100elt24d so8 98 units/rail mc100elt24dr2 so8 2500 tape & reel mc10elt24dt tssop8 98 units/rail mc10elt24dtr2 tssop8 2500 tape & reel mc100elt24dt tssop8 98 units/rail mc100elt24dtr2 tssop8 2500 tape & reel resource reference of application notes an1404 eclinps circuit performance at nonstandard v ih levels an1405 ecl clock distribution techniques an1406 designing with pecl (ecl at +5.0 v) an1503 eclinps i/o spice modeling kit an1504 metastability and the eclinps family an1560 low voltage eclinps spice modeling kit an1568 interfacing between lvds and ecl an1596 eclinps lite translator elt family spice i/o model kit an1650 using wireor ties in eclinps designs an1672 the ecl translator guide and8001 odd number counters design and8002 marking and date codes and8020 termination of ecl logic devices
mc10elt24, mc100elt24 http://onsemi.com 5 package dimensions seating plane 1 4 5 8 n j x 45  k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. a b s d h c 0.10 (0.004) dim a min max min max inches 4.80 5.00 0.189 0.197 millimeters b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.053 0.069 d 0.33 0.51 0.013 0.020 g 1.27 bsc 0.050 bsc h 0.10 0.25 0.004 0.010 j 0.19 0.25 0.007 0.010 k 0.40 1.27 0.016 0.050 m 0 8 0 8 n 0.25 0.50 0.010 0.020 s 5.80 6.20 0.228 0.244 x y g m y m 0.25 (0.010) z y m 0.25 (0.010) z s x s m  so8 d suffix plastic soic package case 75107 issue w
mc10elt24, mc100elt24 http://onsemi.com 6 package dimensions tssop8 dt suffix plastic tssop package case 948r02 issue a dim min max min max inches millimeters a 2.90 3.10 0.114 0.122 b 2.90 3.10 0.114 0.122 c 0.80 1.10 0.031 0.043 d 0.05 0.15 0.002 0.006 f 0.40 0.70 0.016 0.028 g 0.65 bsc 0.026 bsc l 4.90 bsc 0.193 bsc m 0 6 0 6 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a does not include mold flash. protrusions or gate burrs. mold flash or gate burrs shall not exceed 0.15 (0.006) per side. 4. dimension b does not include interlead flash or protrusion. interlead flash or protrusion shall not exceed 0.25 (0.010) per side. 5. terminal numbers are shown for reference only. 6. dimension a and b are to be determined at datum plane -w-.  seating plane pin 1 1 4 85 detail e b c d a g detail e f m l 2x l/2 u s u 0.15 (0.006) t s u 0.15 (0.006) t s u m 0.10 (0.004) v s t 0.10 (0.004) t v w 0.25 (0.010) 8x ref k ident k 0.25 0.40 0.010 0.016
mc10elt24, mc100elt24 http://onsemi.com 7 notes
mc10elt24, mc100elt24 http://onsemi.com 8 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. mc10elt24/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada


▲Up To Search▲   

 
Price & Availability of MC10ELT24-D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X